

AU5422G: 1.8 V TO 3.3 V HIGH PERFORMANCE LVCMOS CLOCK BUFFER OUTPUT, ULTRA LOW JITTER BUFFER

General Description

The AU5422G is a high-performance LVCMOS clock buffer family of devices. It has an additive phase jitter of 50 fs RMS.

The AU5422G supports a synchronous glitch-free output enable (OE) function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs. It can operate from a 1.8 V to 3.3 V supply.

Typical Applications:

- 5G, 4G Basestations
- Telecom Equipment
- Servers

Features

- High-performance 1:2
- LVCMOS clock buffer
- Very low pin-to-pin skew: <50 ps
- Very low additive jitter: <50 fs
- Supply voltage: 1.8 V to 3.3 V
- 3.3 V tolerant input clock
- $F_{MAX} = 200$ MHz
- Integrated serial termination for 50 Ω channel
- Packaged in 8pin, 2 × 2 mm DFN packages




Figure 1 Functional Overview of AU5422G

Table of Contents

General Description	1
Features	1
Table of Contents	2
List of Tables	3
1 Pin Description	5
2 Electrical Specifications	6
3 Functional Description	11
3.1 Output Logic Tables	11
4 Typical Application Diagram	12
5 Package Information	13
6 Ordering Information	15
7 Revision History	16

List of Tables

Table 1 Detailed Pin Description	5
Table 2 Absolute Maximum Ratings	6
Table 3 Recommended Operating Supply and Temperature.....	6
Table 4 DC Electrical Characteristics - $V_{DD} = 1.8\text{ V} \pm 5\%$	6
Table 5 DC Electrical Characteristics - $V_{DD} = 2.5\text{ V} \pm 5\%$	7
Table 6 DC Electrical Characteristics - $V_{DD} = 3.3\text{ V} \pm 5\%$	7
Table 7 AC Electrical Characteristics - $V_{DD} = 1.8\text{ V} \pm 5\%$	8
Table 8 AC Electrical Characteristics - $V_{DD} = 2.5\text{ V} \pm 5\%$	8
Table 9 AC Electrical Characteristics - $V_{DD} = 3.3\text{ V} \pm 5\%$	9
Table 10 ESD Ratings	10
Table 11 Thermal Characteristics.....	10
Table 12 Output Logic Tables.....	11
Table 13 Ordering Information for AU5422G.....	15
Table 14 Revision History	16

List of Figures

Figure 1 Functional Overview of AU5422G	1
Figure 2 AU5422G Pin Configuration	5
Figure 3 AU5422G Typical Application Load – DC Coupled Mode.....	12
Figure 4 AU5422G Typical Application Load - AC Coupled Mode	12
Figure 5 AU5422G Cross Sections	13
Figure 6 Recommended Land Pattern Dimension	14

1 Pin Description




Figure 2 AU5422G Pin Configuration

Table 1 Detailed Pin Description

Pin Name	Pin Number	Functionality and Description
Y0	3	LVC MOS output 0
Y1	8	LVC MOS output 1
NC	5	Not Connected
NC	7	Not Connected
CLKIN	1	Single Ended Input Clock
1G	2	All outputs enable/disable
VDD	6	Core Supply Voltage, VDD
GND	4	Ground

2 Electrical Specifications

Table 2 Absolute Maximum Ratings

Parameters	Conditions	Symbol	Min	Typ	Max	Units
Supply Voltage, V _{DD}			3.6		3.6	V
Output Enable and All Outputs			-0.4		V _{DD} +0.3	V
Input voltage, CLKIN			-0.4		3.465	V
Ambient Operating Temperature,			-40		+105	°C
Storage Temperature			-65		+150	°C
Junction Temperature					+150	°C
Soldering Temperature					+260	°C

Notes:

- Exceeding maximum ratings may shorten the useful life of the device.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or at any other conditions beyond those indicated under the DC Electrical Characteristics is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability or cause permanent device damage.

Table 3 Recommended Operating Supply and Temperature

Parameter	Symbol	Min	Typ	Max	Units
Ambient Operating Temperature		-40		+105	°C
Power Supply Voltage (Measured in respect to GND)		+1.71		+3.465	V

Table 4 DC Electrical Characteristics - V_{DD} = 1.8 V ±5%

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Operating Voltage		V _{DD}	1.71	1.8	1.89	V
Input High Voltage, CLKIN ^[1]		V _{IH}	0.7×V _{DD}			V
Input Low Voltage, CLKIN ^[1]		V _{IL}			0.3×V _{DD}	V
Input High Voltage, 1G		V _{IH}	1.6		V _{DD}	V
Input Low Voltage, 1G		V _{IL}			0.6	V
Output High Voltage	I _{OH} = -5 mA.	V _{OH}	1.4			V
Output Low Voltage	I _{OL} = 5 mA.	V _{OL}			0.2	V
Nominal Output Impedance		Z _O		50		Ω
Input Capacitance	CLKIN, 1G pin.	C _{IN}		5		pF
Operating Supply Current ^[2]	0.001 MHz, C _L = 5 pF.	I _{DD}		0.7	1.7	mA
	0.008 MHz, C _L = 5 pF.			0.7	1.7	
	40 MHz, C _L = 5 pF.			7	8.3	
	100 MHz, C _L = 5 pF.			15.4	18.5	
	156.25 MHz, C _L = 5 pF.			23.2	29.5	
	200 MHz, C _L = 5 pF.			25.2	36.8	

Notes:

1. Nominal switching threshold is V_{DD}/2.
2. TA = -40 °C to +105 °C unless stated otherwise.

Table 5 DC Electrical Characteristics - $V_{DD} = 2.5 \text{ V} \pm 5\%$

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Operating Voltage		V_{DD}	2.375	2.5	2.625	V
Input High Voltage, CLKIN ^[1]		V_{IH}	$0.7 \times V_{DD}$			V
Input Low Voltage, CLKIN ^[1]		V_{IL}			$0.3 \times V_{DD}$	V
Input High Voltage, 1G		V_{IH}	1.8		V_{DD}	V
Input Low Voltage, 1G		V_{IL}			0.7	V
Output High Voltage	$I_{OH} = -8 \text{ mA}$.	V_{OH}	1.9			V
Output Low Voltage	$I_{OL} = 8 \text{ mA}$.	V_{OL}			0.5	V
Nominal Output Impedance		Z_o		50		Ω
Input Capacitance	CLKIN, 1G pin.	C_{IN}		5		pF
Operating Supply Current ^[2]	0.001 MHz, $C_L = 5 \text{ pF}$.	I_{DD}		0.9	2	mA
	0.008 MHz, $C_L = 5 \text{ pF}$.			0.9	2	
	40 MHz, $C_L = 5 \text{ pF}$.			9.7	11.2	
	100 MHz, $C_L = 5 \text{ pF}$.			22	26.5	
	156.25 MHz, $C_L = 5 \text{ pF}$.			33.2	42.7	
	200 MHz, $C_L = 5 \text{ pF}$.			36.7	52.4	

Notes:

1. Nominal switching threshold is $V_{DD}/2$.
2. TA = -40 °C to +105 °C unless stated otherwise.

Table 6 DC Electrical Characteristics - $V_{DD} = 3.3 \text{ V} \pm 5\%$

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Operating Voltage		V_{DD}	3.135	3.3	3.465	V
Input High Voltage, CLKIN ^[1]		V_{IH}	$0.7 \times V_{DD}$			V
Input Low Voltage, CLKIN ^[1]		V_{IL}			$0.3 \times V_{DD}$	V
Input High Voltage, 1G		V_{IH}	2.1		V_{DD}	V
Input Low Voltage, 1G		V_{IL}			0.8	V
Output High Voltage	$I_{OH} = -12 \text{ mA}$.	V_{OH}	2.4			V
Output Low Voltage	$I_{OL} = 12 \text{ mA}$.	V_{OL}			0.7	V
Nominal Output Impedance		Z_o		50		Ω
Input Capacitance	CLKIN, 1G pin.	C_{IN}		5		pF
Operating Supply Current ^[2]	0.001 MHz, $C_L = 5 \text{ pF}$.	I_{DD}		1.2	2.2	mA
	0.008 MHz, $C_L = 5 \text{ pF}$.			1.2	2.2	
	40 MHz, $C_L = 5 \text{ pF}$.			12.6	15.5	
Operating Supply Current ^[2]	100 MHz, $C_L = 5 \text{ pF}$.	I_{DD}		29.4	35.3	mA
	156.25 MHz, $C_L = 5 \text{ pF}$.			44.1	57.2	
	200 MHz, $C_L = 5 \text{ pF}$.			50.9	72.7	

Notes:

1. Nominal switching threshold is VDD/2.
2. TA = -40 °C to +105 °C unless stated otherwise.

Table 7 AC Electrical Characteristics - V_{DD} = 1.8 V ±5%

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Input Frequency	DC coupled		0		200	MHz
	AC coupled		0.1		200	MHz
Input swing, AC coupled mode	CLKIN biased at 0.5VDD	V _{SWING_AC}	0.5			V
Output Rise Time (5 pF load) ^[2]	0.36 V to 1.44 V, C _L = 5 pF.	t _{OR}		0.65	1.2	ns
Output Fall Time (5 pF load) ^[2]	1.44 V to 0.36 V, C _L = 5 pF.	t _{OF}		0.65	1.2	ns
Start-up Time	Part start-up time for valid outputs after VDD ramp-up.	t _{START-UP}			3	ms
Propagation Delay ^[3]		t _{PD}	0.24		1.6	ns
Buffer Additive Phase Jitter, RMS	156.25 MHz, Integration Range: 12 kHz – 20 MHz.	t _{JIT}			0.06	ps
Output to Output Skew	Rising edges at VDD/2. ^[1]	t _{SK}		35	50	ps
Device to Device Skew	Rising edges at VDD/2.				200	ps
Output Enable Time	C _L ≤ 5 pF Frequency = 25 Mhz	t _{EN}			3	cycles
	C _L ≤ 5 pF Frequency = 200 Mhz	t _{EN}			5	cycles
Output Disable Time	C _L ≤ 5 pF. Frequency = 25 Mhz	t _{DIS}			3	cycles
	C _L ≤ 5 pF Frequency = 200 Mhz	t _{DIS}			5	cycles
Duty Cycle	DC couple mode	t _{DC}		50		%
	AC couple mode(AC swing > 0.8V)					

Notes:

1. Between any 2 outputs with equal loading.
2. TA = -40 °C to +105 °C unless stated otherwise.
3. With rail to rail input clock

Table 8 AC Electrical Characteristics - V_{DD} = 2.5 V ±5%

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Input Frequency	DC coupled		0		200	MHz
	AC coupled		0.1		200	MHz
Input swing, AC coupled mode	CLKIN biased at 0.5VDD	V _{SWING_AC}	0.5			V
Output Rise Time (5 pF load) ^[2]	0.5 V to 2.0 V, C _L = 5 pF.	t _{OR}		0.63	1.2	ns
Output Fall Time (5 pF load) ^[2]	2.0 V to 0.5 V, C _L = 5 pF.	t _{OF}		0.63	1.2	ns
Start-up Time	Part start-up time for valid outputs after V _{DD} ramp-up.	t _{START-UP}			3	ms

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Propagation Delay ^[3]		t _{PD}	0.24		1.6	ns
Buffer Additive Phase Jitter, RMS	156.25 MHz, Integration Range: 12 kHz – 20 MHz.	t _{JIT}			0.06	ps
Output to Output Skew	Rising edges at V _{DD} /2 ^[1]	t _{SK}		35	50	ps
Device to Device Skew	Rising edges at V _{DD} /2	t _{SKD}			200	ps
Output Enable Time	C _L ≤ 5 pF Frequency = 25Mhz	t _{EN}			3	cycles
	C _L ≤ 5 pF Frequency = 200Mhz	t _{EN}			5	cycles
Output Disable Time	C _L ≤ 5 pF. Frequency = 25Mhz	t _{DIS}			3	cycles
	C _L ≤ 5 pF Frequency = 200Mhz	t _{DIS}			5	cycles
Duty Cycle	DC couple mode	t _{DS}		50		%
	AC couple mode(AC swing > 0.8V)					

Notes:

1. Between any 2 outputs with equal loading.
2. TA = -40 °C to +105 °C unless stated otherwise.
3. With rail to rail input clock

Table 9 AC Electrical Characteristics - V_{DD} = 3.3 V ±5%

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Input Frequency	DC coupled		0		200	MHz
	AC coupled		0.1		200	MHz
Input swing, AC coupled mode	CLKIN biased at 0.5VDD	V _{SWING_AC}	0.5			V
Output Rise Time (5 pF load) ^[2]	0.66 V to 2.64 V, CL = 5 pF.	t _{OR}		0.61	1.2	ns
Output Fall Time (5 pF load) ^[2]	2.64 V to 0.66 V, CL = 5 pF.	t _{OF}		0.61	1.2	ns
Start-up Time	Part start-up time for valid outputs after VDD ramp-up.	t _{START-UP}			3	ms
Propagation Delay ^[3]		t _{PD}	0.24		1.6	ns
Buffer Additive Phase Jitter, RMS	156.25 MHz, Integration Range: 12 kHz – 20 MHz.	t _{JIT}			0.05	ps
Output to Output Skew	Rising edges at V _{DD} /2 ^[1]	t _{SK}		35	50	ps
Device to Device Skew	Rising edges at V _{DD} /2.	t _{SKD}			200	ps
Output Enable Time	C _L ≤ 5 pF Frequency = 25Mhz	t _{EN}			3	cycles
	C _L ≤ 5 pF Frequency = 200Mhz	t _{EN}			5	cycles
Output Disable Time	C _L ≤ 5 pF. Frequency = 25Mhz	t _{DIS}			3	cycles
	C _L ≤ 5 pF Frequency = 200Mhz	t _{DIS}			5	cycles

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Duty Cycle	DC couple mode	t_{DC}		50		%
	AC couple mode(AC swing > 0.8V)					

Notes:

1. Between any 2 outputs with equal loading.
2. TA = -40 °C to +105 °C unless stated otherwise.
3. With rail to rail input clock

Table 10 ESD Ratings

Parameter	Conditions	Symbol	Min	Typ	Max	Units
ESD (Human Body Model)	AEC-Q100-002	ESD _{HBM}	-	2000	-	V
ESD(Charged Device Model)	AEC-Q100-011	ESD _{CDM}	-	500	-	V

Table 11 Thermal Characteristics

Package	Θ_{JA}	Units
8-DFN	75	°C/W; still air

3 Functional Description

3.1 Output Logic Tables

Table 12 Output Logic Tables

Inputs		Output
CLKIN	1G	Yn
X	L	L
L	H	L
H	H	H

4 Typical Application Diagram




Figure 3 AU5422G Typical Application Load – DC Coupled Mode




Figure 4 AU5422G Typical Application Load - AC Coupled Mode

5 Package Information




Figure 5 AU5422G Cross Sections

Note:

1. All dimensions and tolerances Conform to ANSI Y14.5M -1982
2. All dimensions are in millimeters (mm)




Figure 6 Recommended Land Pattern Dimension

Note:

1. All dimensions are in millimeters (mm)
2. All angles are in degrees
3. Land Pattern Recommendation per IPC-7351B Generic Requirement for Mount Design and Land Pattern

6 Ordering Information

Table 13 Ordering Information for AU5422G

Ordering Part Number (OPN)	Marking	Package	Shipping Package	Temp. Range
AU5422BG-DNR ^[1]	22BG	8 Lead DFN 2 mm x 2 mm	Tape and Reel	-40 to 105°C
AU5422BG-DMR ^[1]	22BG	8 Lead DFN 2 mm x 2 mm	Tape and Reel	-40 to 85°C
AU5422BG-EVB	—	—	Evaluation Board	—

Notes:

1. Add an R at the end of the OPN to denote tape and reel ordering option. Add a T at the end of the OPN to denote a tray option.

7 Revision History

Table 14 Revision History

Version	Date	Description	Author
0.1	7 th March 2022	AU5422G Data Sheet	Aurasemi
0.2	30 th March 2022	Table 10 ESD Ratings added	Aurasemi
0.3	25 th May 2022	Supply Current limits are updated	Aurasemi
1.0	4 th Aug 2022	AU5422G Datasheet : Production Version released	Aurasemi

IMPORTANT NOTICE AND DISCLAIMER

AURASEMI PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Aurasemi products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Aurasemi grants you permission to use these resources only for development of an application that uses Aurasemi products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Aurasemi intellectual property or to any third-party intellectual property. Aurasemi disclaims responsibility for, and you will fully indemnify Aurasemi and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Aurasemi products are provided only subject to Aurasemi Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Aurasemi resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

Contact Information

For more information visit www.aurasemi.com

For sales related information please send an email to sales@aurasemi.com

Trademarks

Aurasemi and Aurasemi Logo are trademarks of Ningbo Aura Semiconductor Private Limited. All referenced brands, product names, service names and trademarks are the property of their respective owners.